Single-PPLN-based simultaneous half-adder, half-subtracter, and OR logic gate: proposal and simulation. [electronic resource]
Producer: 20130704Description: 1690-9 p. digitalISSN:- 1094-4087
No physical items for this record
Publication Type: Journal Article
There are no comments on this title.
Log in to your account to post a comment.